PTO/SB/08A (06-03

Approved for use through 07/31/2003. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Substitute for form 1449A/PTO

Application Number 10/720, 469

Filling Date 1//2 4 / 2 00 3

First Named Inventor Correale, Jr. et al.

INFORMATION DISCLOSURE
STATEMENT BY APPLICANT

An Unik

Examiner Name

1 of 2 Attorney Docket Number YOR920030358US1

	U.S. PATENT DOCUMENTS							
		Document Number	Publication Date	Name of Patentee or	Pages, Columns, Lines, Where			
Examiner Initials*	Cite No.	Number - Kind Code <sup>2</sup> Manual	MM-DD-YYYY	Applicant of Cited Document	Relovant Passages or Relevant Figures Appear			
NL		US- 5594368	01/14/1997	USAMI				
NL		US- 5618256	10/06/1998	USAMI				
	T	US-			<u> </u>			
		US-						
	T	US-						
		US-						
		US-	<u> </u>	<u> </u>				
	T	US-						
	<u> </u>	US-						
		ys-						
		US-		<u></u>				
		US	<u> </u>					
	Ĺ	US-	<u>/</u>					
		US-						
	<u> </u>	US-	<u> </u>					
		US-						
		us- (	ļ					
	1	US	<u> </u>					
		US-						
		US-						

FOREIGN PATENT DOCUMENTS							
		Foreign Patent Document	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	7°	
Examiner initials*	Cite No.	Country Code <sup>3</sup> - Number <sup>6</sup> - Kind Code <sup>5</sup> (# known)					
						╀	
	┼─		<del></del>			╁╌	
	1					Γ	
						╀	
<u></u>	┼					╁	
	<del>                                     </del>					L	
	1					1	

Examiner	Non	(m	Date Considered	02/03/06
Signature	7000	Con-	Construered	

Iranjazion is atached.
This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentially is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will very depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burdon, should be sent to the Chief Information Officer, U.S. Patent and Tradement Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

PTO/SB/08B (06-03)
Approved for use through 08/30/2003. OMB 0851-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE equired to respond to a collection of information unless it displays a valid OMB control number.

Substitute for form 1449B/PTO				Complete If Known		
Substitute for it	00m 144V0/P1O			Application Number	10/720,464	
INFORMATION DISCLOSURE				Filing Date	11/24/2003	
				First Named Inventor	Correale, Jr. et al.	
STATEMENT BY APPLICANT (USD 43 Many Sheets 25 necessary)			ANT	Art Unit	2825	
				Examiner Name	Namm B. Levin	
Sheet	2	of	2	Alterney Docket Number	YOR920030359US1	

		NON PATENT LITERATURE DOCUMENTS	
Examiner nitials*	Cite,	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	٢
NL		LACKEY ET AL., Managing power and performance for System-on-Chip designs using Voltage Islands, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design , 11/11/2002, Page(s) 195-202	
NL		USAMI ET AL, CLUSTERED VOLTAGE SCALING TECHNIQUES FOR LOW-POWER DESIGN, International Symposium on Low-Power Electronic Design, 4/1/1995, Page(s) 3-8, Publisher: ACM Press	
NL		USAMI ET AL., AUTOMATED LOW-POWER TECHNIQUE EXPLOITING MULTIPLE SUPPLY VOLTAGES APPLIED TO A MEDIA PROCESSOR, IEEE Journal of Solid-State Circuits, 3/1/1998, Page(s) 463-472, Volume 33, Number 3	
NL		YEH ET AL., LAYOUT TECHNIQUES SUPPORTING THE USE OF DUAL SUPPLY VOLTAGES FOR CELL-BASED DESIGNS, Proc. ACM/IEEE Design Auto. Conf., 6/1/1999, Page(s) 62-67	
		· .	

Examiner Signature	Nam	len	Date Considered	02/03/06
EXAMINER: In	itial if reference considered, w	hether or not citation is in conformance	with MPEP 609. Draw line through citatio	n if not in conformance and not

"EXAMINER: Initial if reference considered, whether of not citation is in continuous with the PP 609. The write budgli cautor is not in continuous considered. Include copy of this form with next communication to applicant.

Applicants unique citation designation number (optionar). "Applicant is to place a check mark here if English tanguage Translation is attached.

This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will very depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in complating the form, call 1-800-PTO-9199 and select option 2.